Modeling and Estimation of Total Leakage in Scaled CMOS Logic Circuits
نویسندگان
چکیده
Dramatic increase of subthreshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage in scaled devices, result in the drastic increase of total leakage power in a logic circuit. In this paper a methodology for accurate estimation of the total leakage in a logic circuit based on the compact modeling of the different leakage current in scaled devices has been developed. Current models have been developed based on the exact device geometry, 2-D doping profile and operating temperature. A circuit level model of junction BTBT leakage (which is unprecedented) has been developed. Simple models of the subthreshold current and the gate current have been presented. Here, for the first time, the impact of quantum mechanical behavior of substrate electrons, on the circuit leakage has been analyzed. Using the compact current model, a transistor has been modeled as a Sum of Current Sources (SCS). The SCS transistor model has been used to estimate the total leakage in simple logic gates and complex logic circuits (designed with transistors of 25nm effective length) at the room and at the elevated temperatures.
منابع مشابه
Leakage Reduction of Scaled CMOS Circuits Using Efficient Control Point Insertion Technique
Leakage power reduction is extremely important in the design of scaled CMOS logic circuits. The dominant leakage components of such circuits are the sub threshold leakage and the thin-oxide gate leakage. This paper describes an efficient leakage reduction method that considers both these components, and is based on the selective insertion of control points. The selection is based on the leakage...
متن کاملDomino Logic Circuit with Reduced Leakage and Improved Noise Margin
As the technology is continuously scaled, leakage currents become a major contributor to the total power dissipation. A reduction in power supply voltage is necessary to reduce dynamic power and avoid reliability problems in deep sub-micron (DSM) regimes. Threshold voltage reduction accompanies supply voltage scaling to maintain the performance, but it exponentially increases the subthreshold l...
متن کاملA minimum total power methodology for projecting limits on CMOS GSI
A circuit design methodology minimizing total power drain of a static complementary metal–oxide–semiconductor (CMOS) random logic network for a prescribed performance, operating temperature range, and short channel threshold voltage rolloff is investigated. Physical, continuous, smooth, and compact “Transregional” MOSFET drain current models that consider high-field effects in scaled devices an...
متن کاملA Test Environment for Validation of Subthreshold and Leakage Current Estimation Method in CMOS Logic Gates
Several analytical methods for estimating the subthreshold and gate oxide leakage currents in CMOS circuits have been presented in the literature. However, such currents are strongly dependent on the fabrication process targeted, and the methods present different prediction data accuracy according to the profile of logic gates, in terms of transistor arrangements, stacked devices, and gate sizi...
متن کاملLeakage grading of inputs to CMOS logic
Supply voltages and threshold voltages continue t o be aggressively scaled down in order t o obtain power reduction, performance improvement, and increasing integration density. This leads to leakage current becoming a much more significant component of power than it has been in the past. We have previously shown that substantial leakage reduction can be achieved in single Vt circuits by turnin...
متن کامل